Quick Detail:
Quad Core 16-Bit Digital Signal Processor
Description:
The MSC8122 is ahighly integrated system-on-a-chip that combines four SC140 extended cores with an RS-232 serial interface, four time-division multiplexed (TDM) serial interfaces, thirty-two general-purpose timers, a flexible system interface unit (SIU), an Ethernet interface, and a multi-channel DMA engine. The four extended
cores can deliver a total 4800/6400/8000 DSP MMACS performance at 300/400/500 MHz. Each core has four arithmetic logic units (ALUs), internal memory, a write buffer, and two interrupt controllers.
The MSC8122 targets high-bandwidth highly computational DSP applications and is optimized for wireless transcoding and packet telephony as well as high-bandwidth base station applications. The MSC8122 delivers enhanced performance while maintaining low power dissipation and greatly reducing system cost.
Applications:
--- SC140 Cores
Four SC140 cores:
• Up to 8000 MMACS using 16 ALUs running at up to 500 MHz.
• A total of 1436 KB of internal SRAM (224 KB per core + 16 KB ICache per core + the shared M2 memory).
Each SC140 core provides the following:
• Up to 2000 MMACS using an internal 500 MHz clock. A MAC operation includes a multiply-accumulate
command with the associated data move and pointer update.
• 4 ALUs per SC140 core.
• 16 data registers, 40 bits each.
• 27 address registers, 32 bits each.
• Hardware support for fractional and integer data types.
• Very rich 16-bit wide orthogonal instruction set.
• Up to six instructions executed in a single clock cycle.
• Variable-length execution set (VLES) that can be optimized for code density and performance.
• IEEE Std 1149.1™ JTAG port.
• Enhanced on-device emulation (EOnCE) with real-time debugging capabilities.
--- Extended Core
Each SC140 core is embedded within an extended core that provides the following:
• 224 KB M1 memory that is accessed by the SC140 core with zero wait states.
• Support for atomic accesses to the M1 memory.
• 16 KB instruction cache, 16 ways.
• A four-entry write buffer that frees the SC140 core from waiting for a write access to finish.
• External cache support by asserting the global signal (GBL) when predefined memory banks are accessed.
• Programmable interrupt controller (PIC).
• Local interrupt controller (LIC).
--- Multi-Core Shared Memories
• 476 KB M2 memory (shared memory) working at the core frequency, accessible from the local bus, and
accessible from all four SC140 cores using the MQBus.
• 4 KB bootstrap ROM.
--- M2-Accessible MultiCore Bus (MQBus)
• A QBus protocol multi-master bus connecting the four SC140 cores to the M2 memory.
• Data bus access of up to 128-bit read and up to 64-bit write.
• Operation at the SC140 core frequency.
• A central efficient round-robin arbiter controlling SC140 core access on the MQBus.
• Atomic operation control of access to M2 memory by the four SC140 cores and the local bus.
--- Internal PLL
• Generates up to 500 MHz core clock and up to166 MHz bus clocks for the 60x-compatible local and system
buses and other modules.
• PLL values are determined at reset based on configuration signal values.
--- 60x-Compatible System Bus
• 64/32-bit data and 32-bit address 60x bus.
• Support for multiple-master designs.
• Four-beat burst transfers (eight-beat in 32-bit wide mode).
• Port size of 64, 32, 16, and 8 controlled by the internal memory controller.
• Bus can access external memory expansion or off-device peripherals, or it can enable an external host device to access internal resources.
• Slave support, direct access by an external host to internal resources including the M1 and M2 memories.
• On-device arbitration between up to four master devices.
--- Direct Slave Interface (DSI)
A 32/64-bit wide slave host interface that operates only as a slave device under the control of an external host processor.
• 21–25 bit address, 32/64-bit data.
• Direct access by an external host to internal and external resources, including the M1 and the M2 memories as well as external devices on the system bus.
• Synchronous and asynchronous accesses, with burst capability in the synchronous mode.
• Dual or Single strobe modes.
• Write and read buffers improve host bandwidth.
• Byte enable signals enables 1, 2, 4, and 8 byte write access granularity.
• Sliding window mode enables access with reduced number of address pins.
• Chip ID decoding enables using one CS signal for multiple DSPs.
• Broadcast CS signal enables parallel write to multiple DSPs.
• Big-endian, little-endian, and munged little-endian support.
--- 3-Mode Signal
Multiplexing
• 64-bit DSI, 32-bit system bus.
• 32-bit DSI, 64-bit system bus.
• 32-bit DSI, 32-bit system bus.
Specifications:
|
Datasheets |
MSC8122 |
|
Product Photos |
MSC8122 SERIES |
|
Standard Package |
60 |
|
Category |
Integrated Circuits (ICs) |
|
Family |
Embedded - DSP (Digital Signal Processors) |
|
Series |
StarCore |
|
Packaging |
Tray |
|
Type |
SC140 Core |
|
Interface |
DSI, Ethernet, RS-232 |
|
Clock Rate |
400MHz |
|
Non-Volatile Memory |
External |
|
On-Chip RAM |
1.436MB |
|
Voltage - I/O |
3.30V |
|
Voltage - Core |
1.20V |
|
Operating Temperature |
-40°C ~ 105°C |
|
Mounting Type |
Surface Mount |
|
Package / Case |
431-BFBGA, FCBGA |
|
Supplier Device Package |
431-FCPBGA (20x20) |
|
For Use With |
MSC8122ADSE-ND - KIT ADVANCED DEV SYSTEM 8122 |
Competitive Advantage:
Warranty :180days for all goods
Free shipping:Order over $600 win a free shipment fee:goods weight below 3Kg.
SIERRA SUPERIOR ELECTRON LTD Electronics stocks components ready to ship. Hard to find, obsolete and highly allocated integrated circuits and semiconductors are all can be found by us.
SIERRA SUPERIOR ELECTRON LTD Electronics has established a well-developed logistics system and global logistics network, which can guarantee our service very quick, convenient and efficient.